

# Study of the baby-moss @ L268

Zhenyu Ye, and Yu Hu (胡昱) for LBL group

### **Babymoss - from ALICE ITS report**



3.30; page 46, Fig. 3.33

Figure 3.27: Photograph of the MOSS test system.

MOSS

Yu Hu BERKELEY LAB 2024.11.05

#### **Default setups**

#### DAC units:

IBIAS = 62 IBIASN = 100 IDB = 50 IRESET = 10 VCASB = 15 VCASN = 64 VSHIFT = 192

#### A. W21D4 S3 CHIP3 B. W20E1 S2 CHIP1 C. W20E1 S2 CHIP3







#### Short term target:

- Understand the performance of the baby-moss under different configures (Vcasb dependence..)
- The temperature dependence of the noise level
- The performance after the radiation expose

3

BERKELEY LAB

Yu Hu

2024.11.05

## Temperature test with climatic chamber



- Take 5~10 mins to heat/cool the climatic chamber (change ~10°C)
- Scan 5°C, 15°C, 25°C, 35°C, 45°C with different  $V_{casb}$
- 50k~100k events for each configuration, ~3h for the  $V_{casb}$  scan at each temperature
- Set the chamber temperature near the room temperature relative unstable (±1°C), otherwise (± 0.5°C)



# FHR vs V<sub>casb</sub> @ different T



lower temperature gives the lower Fake-Hit Rate (FHR)



#### Where are the hot pixels?



- 2D hit map are very random, so shown a Psedo-index vs FHR (eg. Index = X\*256+Y)
- Some of the pixels are fired every time, which should be masked out
- Most of the pixels are random fired



# FHR vs Pixel Index @ 25 C



Yu Hu

2024.11.05

7

- In total: TOP: 256x256=65536 Pixels; BOT: 320x320=102400 Pixels
- Reorder all the Psedo-index form high to low, and plot it vs FHR

# FHR vs Pixel Index @ different T



Yu Hu 2024.11.05 BERKELEY LAB

# FHR vs Number of Masked Pixels

![](_page_8_Figure_1.jpeg)

• FHR as a function of number of masked Pixels

![](_page_8_Picture_3.jpeg)

# Summary and Outlook

- We studied the FHR at different temperatures with different Vcasb
- Calibrated the on board thermistor ( last presentation)
- We will build the cooling loop by ourselves for the future beam test, study the performance of the cooling loop

![](_page_9_Picture_4.jpeg)

![](_page_9_Picture_5.jpeg)

![](_page_10_Picture_0.jpeg)

# Materials from the last presentation

#### Board A - W21D4 S3 CHIP3 (20240906) - 10k events

![](_page_11_Figure_1.jpeg)

![](_page_11_Figure_2.jpeg)

#### Hot Pixel mask: Hit-Rate > 1% events @ V<sub>cash</sub>=15

	R-0	R-1	R-2	R-3
TOP	5	6	4	0
BOT	3	12	6	20

12

### Board A - W21D4 S3 CHIP3 (20240906) - 10k events

![](_page_12_Figure_1.jpeg)

#### Board A - W21D4 S3 CHIP3 (20240918) - 100k events

![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

#### Hot Pixel mask: Hit-Rate > 1% events @ V<sub>casb</sub>=15

Masked pixels

	R-0	R-1	R-2	R-3
TOP	4	5	3	0
вот	6	13	6	18

![](_page_13_Picture_6.jpeg)

## 10k vs 100k

![](_page_14_Figure_1.jpeg)

10k

Masked pixels						
R-0 R-1 R-2 R-3						
TOP	5	6	4	0		
BOT 3 12 6 20						

100k

Masked pixels

	R-0	R-1	R-2	R-3
TOP	4	5	3	0
BOT	6	13	6	18

No significant difference with 10k or 100k events

10k should be sufficient enough for this test

![](_page_14_Figure_9.jpeg)

#### Layer-over comparison with ALICE tests

![](_page_15_Figure_1.jpeg)

![](_page_15_Figure_2.jpeg)

#### small design differences in each region

	Region 0	Region 1	Region 2	Region 3
ТОР	Standard	Larger input transistor (M1)	Larger discriminator input transistor (M11)	Larger common-source transistor (M2)
BOTTOM	Standard	Standard	Standard	Slightly different layout

- Good consistence for Region-0,1,3
- Some differences for Region-2

Individual differences?

![](_page_15_Picture_8.jpeg)

# Board B - W20E1 S2 CHIP1 (20240918) - 100k events

![](_page_16_Figure_1.jpeg)

#### Board-A vs Board-B

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

- The performance of individual chips has noticeable differences
- The trend of the Fake-hit rate (also checked Board-C) is consistent with the example in the ALICE ITS report

Yu Hu

2024.11.05

18

# Order of scaning - w. Board-C

![](_page_18_Figure_1.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_18_Picture_3.jpeg)

- The temperature read by thermistor resistance shows some difference (electronic warming up) - the scale is unknown
- No significant difference in Fake-hit Rate no matter scanning from large or small Vcasb in the current scale

![](_page_18_Picture_6.jpeg)

#### Fake-hit Rate vs Temperature (Board-C)

![](_page_19_Figure_1.jpeg)

- High Temperature  $\rightarrow$  High noise, as expected
- Noise levels are consistent at the same temperature after a run in a hot temperature (45°C)

![](_page_19_Figure_4.jpeg)

## Temperature sensor (thermistor resistance)

![](_page_20_Figure_1.jpeg)

![](_page_20_Figure_2.jpeg)

![](_page_20_Picture_3.jpeg)

- There are some small variation at the beginning of the test
- The thermistor resistance follows the linear relation to the set temperature

![](_page_20_Picture_6.jpeg)

#### For Fake Rate Test:

- No significant different with masking @ Vcasb=15 and Vcasb=17
- No significant difference with 10k or 100k events 10k should be sufficient enough
- Good consistence for Region-0,1,3, some differences for Region-2 compare with ALICE report
- The performance of individual board has noticeable differences, the trend of the Fake-hit rate are consistent
- No significant difference in Fake-hit Rate no matter scanning from large or small Vcasb in the current scale

#### **Test with Climatic Chamber:**

- High Temperature  $\rightarrow$  High noise, as expected
- Noise levels are consistent at the same temperature after a run in a hot temperature (45°C)
- The thermistor resistance follows the linear relation to the set temperature

#### To to next:

- Temperature test with other boards
- Noise test after radiation exposure

![](_page_21_Picture_14.jpeg)

**DAC units:** IBIAS = 62 IBIASN = 100 IDB = 50 IRESET = 10 VCASB = 15 VCASN = 64 VSHIFT = 192

![](_page_22_Figure_2.jpeg)

Figure 3.40: Simplified schematic of the pixel front-end amplifier and discrimination sections.

![](_page_22_Picture_4.jpeg)

#### Board A - W21D4 S3 CHIP3 (20240918) - 100k events

![](_page_23_Figure_1.jpeg)

![](_page_23_Figure_2.jpeg)

#### Hot Pixel mask: Hit-Rate > 1% events @ V<sub>casb</sub>=17

Masked pixels

	R-0	R-1	R-2	R-3
TOP	4	7	4	1
вот	11	35	8	67

Yu Hu

2024.11.05

24

## Board B - W20E1 S2 CHIP1 (20240918) - 100k events

![](_page_24_Figure_1.jpeg)

![](_page_24_Figure_2.jpeg)

#### Hot Pixel mask: Hit-Rate > 1% events @ V<sub>casb</sub>=17

Masked pixels

	R-0	R-1	R-2	R-3
TOP	0	0	0	0
BOT	0	0	0	2

Yu Hu

2024.11.05

25

## Board B - W20E1 S2 CHIP1 (20240918) - 5k events

![](_page_25_Figure_1.jpeg)

![](_page_25_Figure_2.jpeg)

#### Hot Pixel mask: Hit-Rate > 1% events @ V<sub>casb</sub>=15

Masked pixels

	R-0	R-1	R-2	R-3
TOP	0	0	0	0
BOT	0	0	0	2

Yu Hu

2024.11.05

26

## Board C - W20E1 S2 CHIP3 (20240924) - 10k events

![](_page_26_Figure_1.jpeg)

![](_page_26_Figure_2.jpeg)

Hot Pixel mask: Hit-Rate > 1% events @ V<sub>casb</sub>=15

Masked pixels

	R-0	R-1	R-2	R-3
TOP	0	0	0	0
BOT	1	0	0	2

Yu Hu 2024.11.05 BERKELEY LAB 27

## Board C - W20E1 S2 CHIP3 (20240924) - 30k events

![](_page_27_Figure_1.jpeg)

28